Sciweavers

2852 search results - page 444 / 571
» High Performance Architectures and Compilers
Sort
View
NETWORK
2007
145views more  NETWORK 2007»
15 years 5 months ago
Analysis of Shared Memory Priority Queues with Two Discard Levels
— Two rate SLAs become increasingly popular in today’s Internet, allowing a customer to save money by paying one price for committed traffic and a much lower price for additio...
Shlomi Bergida, Yuval Shavitt
CVPR
2007
IEEE
16 years 8 months ago
A Novel Approach to Improve Biometric Recognition Using Rank Level Fusion
This paper proposes a novel approach for rank level fusion which gives improved performance gain verified by experimental results. In the absence of ranked features and instead of...
Jay Bhatnagar, Ajay Kumar, Nipun Saggar
DAC
2007
ACM
16 years 7 months ago
Optimal Selection of Voltage Regulator Modules in a Power Delivery Network
High efficiency low voltage DC-DC conversion is a key enabler to the design of power-efficient integrated circuits. Typically a star configuration of the DC-DC converters, where o...
Behnam Amelifard, Massoud Pedram
ICS
2009
Tsinghua U.
16 years 1 months ago
Towards 100 gbit/s ethernet: multicore-based parallel communication protocol design
Ethernet line rates are projected to reach 100 Gbits/s by as soon as 2010. While in principle suitable for high performance clustered and parallel applications, Ethernet requires ...
Stavros Passas, Kostas Magoutis, Angelos Bilas
GLVLSI
2009
IEEE
132views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Multicast routing with dynamic packet fragmentation
Networks-on-Chip (NoCs) become a critical design factor as chip multiprocessors (CMPs) and systems on a chip (SoCs) scale up with technology. With fundamental benefits of high ban...
Young Hoon Kang, Jeff Sondeen, Jeffrey T. Draper