Sciweavers

2852 search results - page 481 / 571
» High Performance Architectures and Compilers
Sort
View
HPCA
2008
IEEE
16 years 3 months ago
DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors
Increases in peak current draw and reductions in the operating voltages of processors continue to amplify the importance of dealing with voltage fluctuations in processors. Noise-...
Meeta Sharma Gupta, Krishna K. Rangan, Michael D. ...
HPCA
2005
IEEE
16 years 3 months ago
Unbounded Transactional Memory
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
C. Scott Ananian, Krste Asanovic, Bradley C. Kuszm...
ICCD
2008
IEEE
221views Hardware» more  ICCD 2008»
15 years 12 months ago
Reversi: Post-silicon validation system for modern microprocessors
— Verification remains an integral and crucial phase of today’s microprocessor design and manufacturing process. Unfortunately, with soaring design complexities and decreasing...
Ilya Wagner, Valeria Bertacco
IPSN
2010
Springer
15 years 10 months ago
Lakon: a middle-ground approach to high-frequency data acquisition and in-network processing in sensor networks
The need for high-frequency signal acquisition and processing is becoming increasingly prevalent in sensor networks. Applications that require high-frequency data sampling are pre...
Prashanth G. Reddy, Nigamanth Sridhar
JSSPP
2007
Springer
15 years 9 months ago
A Job Self-scheduling Policy for HPC Infrastructures
The number of distributed high performance computing architectures has increased exponentially these last years. Thus, systems composed by several computational resources provided ...
Francesc Guim, Julita Corbalán