Sciweavers

2852 search results - page 500 / 571
» High Performance Architectures and Compilers
Sort
View
GECCO
2003
Springer
153views Optimization» more  GECCO 2003»
15 years 3 months ago
SEPA: Structure Evolution and Parameter Adaptation in Feed-Forward Neural Networks
Abstract. In developing algorithms that dynamically changes the structure and weights of ANN (Artificial Neural Networks), there must be a proper balance between network complexit...
Paulito P. Palmes, Taichi Hayasaka, Shiro Usui
CCGRID
2002
IEEE
15 years 3 months ago
NEVRLATE: Scalable Resource Discovery
A scalable and expressive peer-to-peer (P2P) networking and computing framework requires efficient resource discovery services. Here we propose NEVRLATE, for Network-Efficient V...
Ajay Chander, Steven Dawson, Patrick Lincoln, Davi...
ISCA
2002
IEEE
108views Hardware» more  ISCA 2002»
15 years 3 months ago
The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays
Microprocessor clock frequency has improved by nearly 40% annually over the past decade. This improvement has been provided, in equal measure, by smaller technologies and deeper p...
M. S. Hrishikesh, Doug Burger, Stephen W. Keckler,...
ISCA
2002
IEEE
95views Hardware» more  ISCA 2002»
15 years 3 months ago
An Instruction Set and Microarchitecture for Instruction Level Distributed Processing
An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulator...
Ho-Seop Kim, James E. Smith
NOSSDAV
2010
Springer
15 years 2 months ago
TSync: a new synchronization framework for multi-site 3D tele-immersion
Synchronization is a challenge in the multi-site 3D teleimmersion (3DTI) because it is complicated by the coexistence of highly correlated heterogenous streams from multiple sourc...
Zixia Huang, Wanmin Wu, Klara Nahrstedt, Md. Ahsan...