Sciweavers

2852 search results - page 97 / 571
» High Performance Architectures and Compilers
Sort
View
PLDI
2005
ACM
15 years 8 months ago
Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices
Speculative parallelization can provide significant sources of additional thread-level parallelism, especially for irregular applications that are hard to parallelize by conventio...
Carlos García Quiñones, Carlos Madri...
VLSID
2002
IEEE
207views VLSI» more  VLSID 2002»
16 years 3 months ago
Synthesis of High Performance Low Power Dynamic CMOS Circuits
This paper presents a novel approach for the synthesis of dynamic CMOS circuits using Domino and Nora styles. As these logic styles can implement only non-inverting logic, convent...
Debasis Samanta, Nishant Sinha, Ajit Pal
HPCA
2003
IEEE
16 years 3 months ago
Control Techniques to Eliminate Voltage Emergencies in High Performance Processors
Increasing focus on power dissipation issues in current microprocessors has led to a host of proposals for clock gating and other power-saving techniques. While generally effectiv...
Russ Joseph, David Brooks, Margaret Martonosi
AINA
2008
IEEE
15 years 9 months ago
On Constructing High Performance Overlay for Layered Streaming in Heterogeneous Networks
This paper presents the mechanism and evaluation of a Qos-aware Overlay Construction Approach for Layered Streaming, called OCals. The motivation originates from the lack of overl...
Xin Xiao, Yuanchun Shi, Zhijia Chen, Baopeng Zhang
HPCA
2007
IEEE
16 years 3 months ago
Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors
3D integration technology greatly increases transistor density while providing faster on-chip communication. 3D implementations of processors can simultaneously provide both laten...
Kiran Puttaswamy, Gabriel H. Loh