205 search results - page 27 / 41 » High Performance Array Processor for Video Decoding |
102
click to vote
ICC
2007
IEEE
15 years 6 months ago
2007
IEEE
—In this paper, we present an original image quality metric for open-loop transcoding architectures based on frequency selective transmission. The proposed metric computes the no...
ICASSP
2011
IEEE
14 years 3 months ago
2011
IEEE
Error resilient video coding critically relies on the accuracy of endto-end distortion estimation. An established solution, the recursive optimal per-pixel estimate (ROPE), is bas...
104
click to vote
ESTIMEDIA
2009
Springer
15 years 6 months ago
2009
Springer
—We have integrated processing with deterministic and non-deterministic resource usage in an overall application and evaluated its performance on a multi-core processor platform....
HPCA
2008
IEEE
16 years 2 days ago
2008
IEEE
Power-Efficient DRAM Speculation (PEDS) is a power optimization targeted at broadcast-based sharedmemory multiprocessor systems that speculatively access DRAM in parallel with the...
DAC
2002
ACM
16 years 21 days ago
2002
ACM
Increasing non-recurring engineering (NRE) and mask costs are making it harder to turn to hardwired Application Specific Integrated Circuit (ASIC) solutions for high performance a...