Sciweavers

205 search results - page 29 / 41
» High Performance Array Processor for Video Decoding
Sort
View
IEEEPACT
2007
IEEE
15 years 6 months ago
Error Detection Using Dynamic Dataflow Verification
Continued scaling of CMOS technology to smaller transistor sizes makes modern processors more susceptible to both transient and permanent hardware faults. Circuitlevel techniques ...
Albert Meixner, Daniel J. Sorin
CIMAGING
2009
192views Hardware» more  CIMAGING 2009»
15 years 25 days ago
Compressive coded aperture imaging
Nonlinear image reconstruction based upon sparse representations of images has recently received widespread attention with the emerging framework of compressed sensing (CS). This ...
Roummel F. Marcia, Zachary T. Harmany, Rebecca Wil...
DATE
2008
IEEE
106views Hardware» more  DATE 2008»
15 years 6 months ago
Retargetable Code Optimization for Predicated Execution
Retargetable C compilers are key components of today’s embedded processor design platforms for quickly obtaining compiler support and performing early processor architecture exp...
Manuel Hohenauer, Felix Engel, Rainer Leupers, Ger...
IPPS
2009
IEEE
15 years 6 months ago
Annotation-based empirical performance tuning using Orio
In many scientific applications, significant time is spent tuning codes for a particular highperformance architecture. Tuning approaches range from the relatively nonintrusive (...
Albert Hartono, Boyana Norris, Ponnuswamy Sadayapp...
DAC
2007
ACM
16 years 22 days ago
RISPP: Rotating Instruction Set Processing Platform
Adaptation in embedded processing is key in order to address efficiency. The concept of extensible embedded processors works well if a few a-priori known hot spots exist. However,...
Jörg Henkel, Lars Bauer, Muhammad Shafique, S...