205 search results - page 30 / 41 » High Performance Array Processor for Video Decoding |
100
click to vote
DATE
2010
IEEE
14 years 10 months ago
2010
IEEE
— Applications like 4G baseband modem require single-chip implementation to meet the integration and power consumption requirements. These applications demand a high computing pe...
IPPS
1998
IEEE
15 years 4 months ago
1998
IEEE
Several methods have been proposed in the literature for the local enumeration of dense references for arrays distributed by the CYCLIC(k) data-distributionin High Performance For...
ARC
2008
Springer
15 years 1 months ago
2008
Springer
Abstract. In this paper, we present the PARO design tool for the automated hardware synthesis of massively parallel embedded architectures for given dataflow dominant applications....
CGF
2005
14 years 11 months ago
2005
We introduce a new texture representation that combines standard sampling, to be bilinearly interpolated in smoothly varying regions, with customizable discontinuities, to model s...
101
click to vote
CLUSTER
2006
IEEE
15 years 5 months ago
2006
IEEE
IP routers are now increasingly expected to do more than just traditional packet forwarding – they must be extensible as well as scalable. It is a challenge to design a router a...