205 search results - page 35 / 41 » High Performance Array Processor for Video Decoding |
153
click to vote
SC
2009
ACM
15 years 11 months ago
2009
ACM
Irregular and dynamic parallel applications pose significant challenges to achieving scalable performance on large-scale multicore clusters. These applications often require ongo...
133
click to vote
IPPS
2000
IEEE
15 years 8 months ago
2000
IEEE
The Simultaneous Optical Multiprocessor Exchange Bus (SOME-Bus) is a low-latency, high-bandwidth interconnection network which directly links arbitrary pairs of processor nodes wit...
136
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
—This paper presents a tool for exploring different parallelization options for an application. It can be used to quickly find a high-quality match between an application and a ...
162
click to vote
ICIP
2007
IEEE
15 years 10 months ago
2007
IEEE
This paper presents some techniques for efficient motion estimation (ME) implementation on fixed-point digital signal processor (DSP) for high resolution video coding. First, chal...
143
click to vote
RTAS
2003
IEEE
15 years 9 months ago
2003
IEEE
Managing energy consumption has become vitally important to battery operated portable and embedded systems. A dynamic voltage scaling (DVS) technique reduces the processor’s dyn...