12055 search results - page 126 / 2411 » High Performance Banking |
156
click to vote
ISVLSI
2007
IEEE
15 years 10 months ago
2007
IEEE
In this paper, we propose and implement a vector processing system that includes two identical vector microprocessors embedded in two FPGA chips. Each vector microprocessor suppor...
117
click to vote
HIPEAC
2007
Springer
15 years 10 months ago
2007
Springer
Voltage scaling reduces leakage power for cache lines unlikely to be referenced soon. Partitioning reduces dynamic power via smaller, specialized structures. We combine approaches,...
137
click to vote
ISCAS
2005
IEEE
15 years 10 months ago
2005
IEEE
—In this paper, a new error concealment algorithm by recursive motion vector refinement is proposed. The proposed method utilizes the top/bottom motion vectors of lost MB in curr...
135
click to vote
HIPEAC
2005
Springer
15 years 10 months ago
2005
Springer
Increasingly tight energy design goals require processor architects to rethink the organizational structure of microarchitectural resources. In this paper, we examine a new multila...
121
click to vote
ISVLSI
2003
IEEE
15 years 9 months ago
2003
IEEE
System-level design techniques promise a way to lessen the productivity gap between fabrication and design. Unfortunately, these techniques have been slow to catch on, in part bec...