Sciweavers

12055 search results - page 147 / 2411
» High Performance Banking
Sort
View
146
Voted
ICCD
2007
IEEE
132views Hardware» more  ICCD 2007»
16 years 1 months ago
Post-layout comparison of high performance 64b static adders in energy-delay space
Our objective was to determine the most energy efficient 64b static CMOS adder architecture, for a range of high-performance delay targets. We examine extensively carry-lookahead ...
Sheng Sun, Carl Sechen
ICCAD
2002
IEEE
154views Hardware» more  ICCAD 2002»
16 years 1 months ago
Concurrent flip-flop and repeater insertion for high performance integrated circuits
For many years, CMOS process scaling has allowed a steady increase in the operating frequency and integration density of integrated circuits. Only recently, however, have we reach...
Pasquale Cocchini
PAM
2010
Springer
15 years 11 months ago
Enabling High-Performance Internet-Wide Measurements on Windows
This paper presents analysis of the Windows kernel network stack and designs a novel high-performance NDIS driver platform called IRLstack whose goal is to enable large-scale Inter...
Matt Smith, Dmitri Loguinov
ASAP
2009
IEEE
159views Hardware» more  ASAP 2009»
15 years 11 months ago
A High-Performance Hardware Architecture for Spectral Hash Algorithm
—The Spectral Hash algorithm is one of the Round 1 candidates for the SHA-3 family, and is based on spectral arithmetic over a finite field, involving multidimensional discrete...
Ray C. C. Cheung, Çetin K. Koç, John...