12055 search results - page 159 / 2411 » High Performance Banking |
128
click to vote
ICMCS
2005
IEEE
15 years 10 months ago
2005
IEEE
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
140
click to vote
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
The Space Weather Modeling Framework (SWMF) aims at providing software architecture for integrated modeling of different domains of Sun-Earth system and high-performance physics-b...
109
click to vote
ISVLSI
2005
IEEE
15 years 10 months ago
2005
IEEE
The clock period in conventional pipeline scheme is proportional to the maximum delay while in hybrid wave-pipelining it is proportional to the maximum delay difference. An 8×8-b...
