Sciweavers

12055 search results - page 15 / 2411
» High Performance Banking
Sort
View
93
Voted
DAC
2009
ACM
15 years 10 months ago
A DVS-based pipelined reconfigurable instruction memory
Energy consumption is of significant concern in battery operated embedded systems. In the processors of such systems, the instruction cache consumes a significant fraction of the ...
Zhiguo Ge, Tulika Mitra, Weng-Fai Wong
ICDAR
2011
IEEE
13 years 9 months ago
Text-Line Extraction Using a Convolution of Isotropic Gaussian Filter with a Set of Line Filters
—Text-line extraction is a key task in document analysis. Methods based on anisotropic Gaussian filtering and ridge detection have shown good results. This paper describes perfo...
Syed Saqib Bukhari, Faisal Shafait, Thomas M. Breu...
FPL
2004
Springer
112views Hardware» more  FPL 2004»
15 years 3 months ago
Storage Allocation for Diverse FPGA Memory Specifications
A previous study [1] demonstrates the advantages of replacing registers by FPGA embedded memories during the storage allocation phase of High-Level Synthesis. The trend in new FPGA...
Dalia Dagher, Iyad Ouaiss
87
Voted
PATMOS
2010
Springer
14 years 7 months ago
Self-Timed SRAM for Energy Harvesting Systems
Abstract. Portable digital systems tend to be not just low power but power efficient as they are powered by low batteries or energy harvesters. Energy harvesting systems tend to pr...
Abdullah Baz, Delong Shang, Fei Xia, Alexandre Yak...
FPL
2009
Springer
132views Hardware» more  FPL 2009»
15 years 1 months ago
Binary Synthesis with multiple memory banks targeting array references
High-Level Synthesis (HLS) is the field of transforming a high-level programming language, such as C, into a register transfer level(RTL) description of the design. In HLS, Binary...
Yosi Ben-Asher, Nadav Rotem