Sciweavers

2046 search results - page 317 / 410
» High Performance Data Broadcasting Systems
Sort
View
136
Voted
ICC
2007
IEEE
170views Communications» more  ICC 2007»
15 years 10 months ago
Policy-Based QoS-Aware Packet Scheduling for CDMA 1x Ev-DO
— CDMA 1x Ev-DO is an evolution of the CDMA2000 3G wireless standard to enable high rate packet data services up to 2.4Mbps in Rev 0, 3.1Mbps in Rev A, and 4.9Mbps in Rev B. To s...
Jinho Hwang, M. Tamer Refaei, Hyeong-Ah Choi, Jae-...
174
Voted
BMCBI
2010
185views more  BMCBI 2010»
14 years 10 months ago
MetaPIGA v2.0: maximum likelihood large phylogeny estimation using the metapopulation genetic algorithm and other stochastic heu
Background: The development, in the last decade, of stochastic heuristics implemented in robust application softwares has made large phylogeny inference a key step in most compara...
Raphaël Helaers, Michel C. Milinkovitch
HPCA
2009
IEEE
16 years 4 months ago
Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs
Performance and power consumption of an on-chip interconnect that forms the backbone of Chip Multiprocessors (CMPs), are directly influenced by the underlying network topology. Bo...
Reetuparna Das, Soumya Eachempati, Asit K. Mishra,...
TPDS
2010
174views more  TPDS 2010»
15 years 2 months ago
Parallel Two-Sided Matrix Reduction to Band Bidiagonal Form on Multicore Architectures
The objective of this paper is to extend, in the context of multicore architectures, the concepts of tile algorithms [Buttari et al., 2007] for Cholesky, LU, QR factorizations to t...
Hatem Ltaief, Jakub Kurzak, Jack Dongarra
HPCC
2009
Springer
15 years 8 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...