Sciweavers

619 search results - page 13 / 124
» High Performance Integrated Network Communications Architect...
Sort
View
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
15 years 2 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn
SIGCOMM
1992
ACM
15 years 1 months ago
Supporting Real-Time Applications in an Integrated Services Packet Network: Architecture and Mechanism
This paper considers the support of real-time applications in an Integrated Services Packet Network (ISPN). We rst review the characteristics of real-time applications. We observ...
David D. Clark, Scott Shenker, Lixia Zhang
85
Voted
ACSC
2003
IEEE
15 years 2 months ago
Communication Performance Issues for Two Cluster Computers
Clusters of commodity machines have become a popular way of building cheap high performance parallel computers. Many of these designs rely on standard Ethernet networks as a syste...
Francis Vaughan, Duncan A. Grove, Paul D. Coddingt...
CODES
2006
IEEE
15 years 3 months ago
Integrated analysis of communicating tasks in MPSoCs
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
Simon Schliecker, Matthias Ivers, Rolf Ernst
MICRO
2010
IEEE
130views Hardware» more  MICRO 2010»
14 years 7 months ago
Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks
As the number of cores on a single chip increases with more recent technologies, a packet-switched on-chip interconnection network has become a de facto communication paradigm for ...
Minseon Ahn, Eun Jung Kim