Sciweavers

619 search results - page 21 / 124
» High Performance Integrated Network Communications Architect...
Sort
View
IMC
2010
ACM
14 years 7 months ago
High speed network traffic analysis with commodity multi-core systems
Multi-core systems are the current dominant trend in computer processors. However, kernel network layers often do not fully exploit multi-core architectures. This is due to issues...
Francesco Fusco, Luca Deri
CICC
2011
106views more  CICC 2011»
13 years 9 months ago
A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons
Efforts to achieve the long-standing dream of realizing scalable learning algorithms for networks of spiking neurons in silicon have been hampered by (a) the limited scalability of...
Jae-sun Seo, Bernard Brezzo, Yong Liu, Benjamin D....
85
Voted
SOSP
1993
ACM
14 years 10 months ago
The Information Bus - An Architecture for Extensible Distributed Systems
Research can rarely be performed on large-scale, distributed systems at the level of thousands of workstations. In this paper, we describe the motivating constraints, design princ...
Brian M. Oki, Manfred Pflügl, Alex Siegel, Da...
87
Voted
ICCHP
2004
Springer
15 years 2 months ago
Networking and Communication in Smart Home for People with Disabilities
People with disabilities need several assistive technical aids to increase their autonomy and perform daily living tasks. This paper describes the role of networking and communicat...
Mahmoud Ghorbel, Maria-Teresa Segarra, Jéro...
DATE
2000
IEEE
132views Hardware» more  DATE 2000»
15 years 1 months ago
A Generic Architecture for On-Chip Packet-Switched Interconnections
This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not me...
Pierre Guerrier, Alain Greiner