Sciweavers

619 search results - page 32 / 124
» High Performance Integrated Network Communications Architect...
Sort
View
82
Voted
ASYNC
2007
IEEE
154views Hardware» more  ASYNC 2007»
15 years 3 months ago
Design of a High-Speed Asynchronous Turbo Decoder
This paper explores the advantages of high performance asynchronous circuits in a semi-custom standard cell environment for high-throughput turbo coding. Turbo codes are high-perf...
Pankaj Golani, Georgios D. Dimou, Mallika Prakash,...
MDM
2007
Springer
148views Communications» more  MDM 2007»
15 years 3 months ago
Enforcing Data Integrity in Very Large Ad Hoc Networks
Ad hoc networks rely on nodes forwarding each other’s packets, making trust and cooperation key issues for ensuring network performance. As long as all nodes in the network belo...
Daniela Gavidia, Maarten van Steen
SIGCOMM
2009
ACM
15 years 4 months ago
Crossbow: a vertically integrated QoS stack
This paper describes a new architecture which addresses Quality of Service (QoS) by creating unique flows for applications, services, or subnets. A flow is a dedicated and indep...
Sunay Tripathi, Nicolas Droux, Thirumalai Srinivas...
INFOCOM
2006
IEEE
15 years 3 months ago
Achieving Long-Term Surveillance in VigilNet
Abstract— Energy efficiency is a fundamental issue for outdoor sensor network systems. This paper presents the design and implementation of multi-dimensional power management st...
Tian He, Pascal Vicaire, Ting Yan, Qing Cao, Gang ...
FPL
2008
Springer
116views Hardware» more  FPL 2008»
14 years 11 months ago
NOC architecture design for multi-cluster chips
For the next generation of multi-core processors, the onchip interconnection networks must be efficient to achieve high data throughput and performance. Moreover, these interconne...
Henrique C. Freitas, Philippe Olivier Alexandre Na...