154 search results - page 12 / 31 » High level cache simulation for heterogeneous multiprocessor... |
102
click to vote
HOTI
2005
IEEE
15 years 3 months ago
2005
IEEE
: The exposed memory hierarchies employed in many network processors (NPs) are expensive in terms of meeting the worst-case processing requirement. Moreover, it is difficult to ef...
GRID
2007
Springer
15 years 3 months ago
2007
Springer
— Biomolecular simulations play a key role in the study of complex biological processes at microscopic levels in which macromolecules such as proteins are involved. The simulatio...
80
Voted
DATE
2009
IEEE
15 years 4 months ago
2009
IEEE
—The sustained push for performance, transistor count, and instruction level parallelism has reached a point where chip level power density issues are at the forefront of design ...
IEEEPACT
2009
IEEE
14 years 7 months ago
2009
IEEE
Efficiently using the hardware capabilities of the Cell processor, a heterogeneous chip multiprocessor that uses several levels of parallelism to deliver high performance, and bei...
102
click to vote
CODES
2009
IEEE
15 years 4 months ago
2009
IEEE
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...