154 search results - page 25 / 31 » High level cache simulation for heterogeneous multiprocessor... |
110
click to vote
CODES
2009
IEEE
15 years 2 months ago
2009
IEEE
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
DAC
2000
ACM
15 years 10 months ago
2000
ACM
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
79
Voted
IEEEINTERACT
2002
IEEE
15 years 2 months ago
2002
IEEE
Smaller input data sets such as the test and the train input sets are commonly used in simulation to estimate the impact of architecture/micro-architecture features on the perform...
82
Voted
HPCA
2005
IEEE
15 years 10 months ago
2005
IEEE
Improvements in semiconductor technology now enable Chip Multiprocessors (CMPs). As many future computer systems will use one or more CMPs and support shared memory, such systems ...
P2P
2005
IEEE
15 years 3 months ago
2005
IEEE
We address the problem of highly transient populations in unstructured and loosely-structured peerto-peer systems. We propose a number of illustrative query-related strategies and...