Sciweavers

18572 search results - page 3366 / 3715
» High performance C
Sort
View
162
Voted
IPPS
2010
IEEE
15 years 1 months ago
Structuring the execution of OpenMP applications for multicore architectures
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...
François Broquedis, Olivier Aumage, Brice G...
131
Voted
MICRO
2010
IEEE
189views Hardware» more  MICRO 2010»
15 years 1 months ago
A Dynamically Adaptable Hardware Transactional Memory
Most Hardware Transactional Memory (HTM) implementations choose fixed version and conflict management policies at design time. While eager HTM systems store transactional state in-...
Marc Lupon, Grigorios Magklis, Antonio Gonzá...
123
Voted
DPHOTO
2009
138views Hardware» more  DPHOTO 2009»
15 years 1 months ago
Statistical identification and analysis of defect development in digital imagers
The lifetime of solid-state image sensors is limited by the appearance of defects, particularly hot-pixels, which we have previously shown to develop continuously over the sensor ...
Jenny Leung, Glenn H. Chapman, Zahava Koren, Israe...
167
Voted
BMCBI
2010
143views more  BMCBI 2010»
15 years 28 days ago
A genome alignment algorithm based on compression
Background: Traditional genome alignment methods consider sequence alignment as a variation of the string edit distance problem, and perform alignment by matching characters of th...
Minh Duc Cao, Trevor I. Dix, Lloyd Allison
137
Voted
IJRR
2010
153views more  IJRR 2010»
15 years 23 days ago
Cooperative AUV Navigation using a Single Maneuvering Surface Craft
This paper describes the experimental implementation of an online algorithm for cooperative localization of submerged autonomous underwater vehicles (AUVs) supported by an autonom...
Maurice F. Fallon, Georgios Papadopoulos, John J. ...
« Prev « First page 3366 / 3715 Last » Next »