Sciweavers

6138 search results - page 265 / 1228
» High performance computing through parallel processing
Sort
View
IEEEPACT
2002
IEEE
15 years 9 months ago
Optimizing Loop Performance for Clustered VLIW Architectures
Modern embedded systems often require high degrees of instruction-level parallelism (ILP) within strict constraints on power consumption and chip cost. Unfortunately, a high-perfo...
Yi Qian, Steve Carr, Philip H. Sweany
241
Voted
HIPC
2009
Springer
15 years 1 months ago
A performance prediction model for the CUDA GPGPU platform
The significant growth in computational power of modern Graphics Processing Units(GPUs) coupled with the advent of general purpose programming environments like NVIDA's CUDA,...
Kishore Kothapalli, Rishabh Mukherjee, M. Suhail R...
AAAI
2010
15 years 5 months ago
Kernelized Sorting for Natural Language Processing
Kernelized sorting is an approach for matching objects from two sources (or domains) that does not require any prior notion of similarity between objects across the two sources. U...
Jagadeesh Jagarlamudi, Seth Juarez, Hal Daum&eacut...
132
Voted
ICIP
1997
IEEE
16 years 5 months ago
A Multi-Threshold Wavelet Coder ( MTWC ) For High Fidelity Image Compression
An embedded wavelet coder algorithm which adopts different threshold values in different subbands is proposed in this work. The new image coder, called the multi-threshold wavelet...
H.-J. Wang, C.-C. Kuo
136
Voted
ASPLOS
2000
ACM
15 years 8 months ago
Evaluating Design Alternatives for Reliable Communication on High-Speed Networks
We systematically evaluate the performance of five implementations of a single, user-level communication interface. Each implementation makes different architectural assumptions ...
Raoul Bhoedjang, Kees Verstoep, Tim Rühl, Hen...