Sciweavers

116 search results - page 20 / 24
» High throughput architecture for packet classification using...
Sort
View
ESORICS
2000
Springer
15 years 1 months ago
A Full Bandwidth ATM Firewall
The ATM technology has been specified to provide users with the ability to request quality of service (QoS) for their applicatio ns and to enable high speed communications. Howeve...
Olivier Paul, Maryline Laurent, Sylvain Gombault
DSD
2010
IEEE
190views Hardware» more  DSD 2010»
14 years 9 months ago
Hardware-Based Speed Up of Face Recognition Towards Real-Time Performance
— Real-time face recognition by computer systems is required in many commercial and security applications because it is the only way to protect privacy and security in the sea of...
I. Sajid, Sotirios G. Ziavras, M. M. Ahmed
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
15 years 23 days ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
FPL
2010
Springer
188views Hardware» more  FPL 2010»
14 years 7 months ago
SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing
We demonstrate how Field Programmable Gate Arrays (FPGAs) may be used to address the computing challenges associated with assembling genome sequences from recent ultra-high-through...
Kristian Stevens, Henry Chen, Terry Filiba, Peter ...
NETWORKING
2010
14 years 11 months ago
Stateless RD Network Services
Rate-Delay (RD) Network Services constitute a promising differentiated-services architecture for multi-provider networks, by offering users a choice between high throughput or low ...
Maxim Podlesny, Sergey Gorinsky