Sciweavers

116 search results - page 22 / 24
» High throughput architecture for packet classification using...
Sort
View
SIGCOMM
2010
ACM
14 years 9 months ago
Cone of silence: adaptively nulling interferers in wireless networks
Dense 802.11 wireless networks present a pressing capacity challenge: users in proximity contend for limited unlicensed spectrum. Directional antennas promise increased capacity b...
Georgios Nikolaidis, Astrit Zhushi, Kyle Jamieson,...
INFOCOM
2002
IEEE
15 years 2 months ago
Fair Scheduling and Buffer Management in Internet Routers
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...
Nan Ni, Laxmi N. Bhuyan
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
15 years 4 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim
CF
2004
ACM
15 years 2 months ago
A first glance at Kilo-instruction based multiprocessors
The ever increasing gap between processor and memory speed, sometimes referred to as the Memory Wall problem [42], has a very negative impact on performance. This mismatch will be...
Marco Galluzzi, Valentin Puente, Adrián Cri...
INFOCOM
2006
IEEE
15 years 3 months ago
Scheduling in Non-Blocking Buffered Three-Stage Switching Fabrics
— Three-stage non-blocking switching fabrics are the next step in scaling current crossbar switches to many hundreds or few thousands of ports. Congestion (output contention) man...
Nikolaos Chrysos, Manolis Katevenis