116 search results - page 9 / 24 » High throughput architecture for packet classification using... |
113
Voted
FPGA
2010
ACM
14 years 9 months ago
2010
ACM
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
ICNP
1998
IEEE
15 years 1 months ago
1998
IEEE
To construct high performance Web servers, system builders are increasingly turning to distributed designs. An important challenge that arises in such designs is the need to direc...
TVLSI
2008
14 years 9 months ago
2008
This paper describes a reconfigurable architecture based on field-programmable gate-array (FPGA) technology for monitoring and analyzing network traffic at increasingly high networ...
186
click to vote
FCCM
2011
IEEE
14 years 1 months ago
2011
IEEE
—The problem of automatically generating hardware modules from a high level representation of an application has been at the research forefront in the last few years. In this pap...
80
Voted
ANCS
2007
ACM
15 years 1 months ago
2007
ACM
Deep Payload Inspection systems like SNORT and BRO utilize regular expression for their rules due to their high expressibility and compactness. The SNORT IDS system uses the PCRE ...