Sciweavers

1024 search results - page 131 / 205
» High-Level Execution Time Analysis
Sort
View
98
Voted
SIMUTOOLS
2008
15 years 2 months ago
MARTE: a profile for RT/E systems modeling, analysis--and simulation?
As its name promises, the Unified Modeling Language (UML) provides a collection of diagrammatic modeling styles. To the early class/objects and use-case diagrams were almost immed...
Frédéric Mallet, Robert de Simone
113
Voted
RTAS
2005
IEEE
15 years 6 months ago
Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns
While caches have become invaluable for higher-end architectures due to their ability to hide, in part, the gap between processor speed and memory access times, caches (and partic...
Harini Ramaprasad, Frank Mueller
81
Voted
EUROPAR
2007
Springer
15 years 6 months ago
A Multi-layer Collaborative Cache for Question Answering
This paper is the first analysis of caching architectures for Question Answering (QA). We introduce the novel concept of multi-layer collaborative caches, where: (a) each resource...
David Dominguez-Sal, Josep-Lluis Larriba-Pey, Miha...
115
Voted
ICAS
2006
IEEE
143views Robotics» more  ICAS 2006»
15 years 6 months ago
Towards Autonomic Distribution of Existing Object Oriented Programs
By harnessing computational power of distributed heterogeneous resources, it is possible to build a large scale integrated system so that a centralized program is partitioned and ...
Debzani Deb, M. Muztaba Fuad, Michael J. Oudshoorn
132
Voted
AES
2004
Springer
190views Cryptology» more  AES 2004»
15 years 6 months ago
Small Size, Low Power, Side Channel-Immune AES Coprocessor: Design and Synthesis Results
Abstract. When cryptosystems are being used in real life, hardware and software implementations themselves present a fruitful field for attacks. Side channel attacks exploit infor...
Elena Trichina, Tymur Korkishko, Kyung-Hee Lee