Sciweavers

1024 search results - page 59 / 205
» High-Level Execution Time Analysis
Sort
View
RSP
2005
IEEE
131views Control Systems» more  RSP 2005»
15 years 9 months ago
Models for Embedded Application Mapping onto NoCs: Timing Analysis
Networks-on-chip (NoCs) are an emergent communication infrastructure, which can be designed to deal with growing system complexity and technology evolution. The efficient use of N...
César A. M. Marcon, Márcio Eduardo K...
154
Voted
CODES
2004
IEEE
15 years 7 months ago
A loop accelerator for low power embedded VLIW processors
The high transistor density afforded by modern VLSI processes have enabled the design of embedded processors that use clustered execution units to deliver high levels of performan...
Binu K. Mathew, Al Davis
ECRTS
2007
IEEE
15 years 9 months ago
A Delay Composition Theorem for Real-Time Pipelines
Uniprocessor schedulability theory made great strides, in part, due to the simplicity of composing the delay of a job from the execution times of higher-priority jobs that preempt...
Praveen Jayachandran, Tarek F. Abdelzaher
CORR
2007
Springer
111views Education» more  CORR 2007»
15 years 3 months ago
Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software
Safety-criticalembeddedsystems having to meet real-time constraints are to be highlypredictable in order to guarantee at design time that certain timing deadlines will always be m...
Lars Wehmeyer, Peter Marwedel
206
Voted
SIGMOD
2009
ACM
139views Database» more  SIGMOD 2009»
16 years 3 months ago
Detecting and resolving unsound workflow views for correct provenance analysis
views abstract groups of tasks in a workflow into high level composite tasks, in order to reuse sub-workflows and facilitate provenance analysis. However, unless a view is careful...
Peng Sun, Ziyang Liu, Susan B. Davidson, Yi Chen