Sciweavers

74 search results - page 4 / 15
» High-Level Modelling, Analysis, and Verification on FPGA-Bas...
Sort
View
EURODAC
1994
IEEE
211views VHDL» more  EURODAC 1994»
15 years 1 months ago
Advanced simulation and modeling techniques for hardware quality verification of digital systems
synchronisation also play a fundamental role in overall system robustness. ElectroMagnetic Compatibility (EMC) and ElectroMagnetic Interference (EMI) issues also have to be conside...
S. Forno, Stephen Rochel
ICCAD
2002
IEEE
176views Hardware» more  ICCAD 2002»
15 years 6 months ago
High capacity and automatic functional extraction tool for industrial VLSI circuit designs
In this paper we present an advanced functional extraction tool for automatic generation of high-level RTL from switch-level circuit netlist representation. The tool is called FEV...
Sasha Novakovsky, Shy Shyman, Ziyad Hanna
ISQED
2010
IEEE
151views Hardware» more  ISQED 2010»
15 years 4 months ago
Leakage temperature dependency modeling in system level analysis
Abstract— As the semiconductor technology continues its marching toward the deep sub-micron domain, the strong relation between leakage current and temperature becomes critical i...
Huang Huang, Gang Quan, Jeffrey Fan
DATE
2006
IEEE
101views Hardware» more  DATE 2006»
15 years 3 months ago
Design with race-free hardware semantics
Most hardware description languages do not enforce determinacy, meaning that they may yield races. Race conditions pose a problem for the implementation, verification, and validat...
Patrick Schaumont, Sandeep K. Shukla, Ingrid Verba...
COMPSAC
2003
IEEE
15 years 2 months ago
A Graph Grammar Approach to Software Architecture Verification and Transformation
Software architecture and design are usually modeled and represented by informal diagrams, such as architecture diagrams and UML diagrams. While these graphic notations are easy t...
Jun Kong, Kang Zhang, Jing Dong, Guang-Lei Song