181 search results - page 7 / 37 » High-level area and power estimation for VLSI circuits |
99
Voted
GLVLSI
2010
IEEE
14 years 9 months ago
2010
IEEE
The paper presents a novel high-level power modeling and estimation framework. The approach is based on a synergic integration of aspect-oriented programming(AOP) and SystemC. Mac...
ICCAD
1997
IEEE
15 years 1 months ago
1997
IEEE
Maximum instantaneous power in VLSI circuits has a great impact on circuit's reliability and the design of power and ground lines. To synthesizehighlyreliablesystems,accurate...
ISVLSI
2003
IEEE
15 years 2 months ago
2003
IEEE
This paper describes a technique for re-ordering of scan cells to minimize power dissipation that is also capable of reducing the area overhead of the circuit compared to a random...
GLVLSI
1998
IEEE
15 years 1 months ago
1998
IEEE
Important layout properties of electronic designs include interconnection length values, clock speed, area requirements, and power dissipation. A reliable estimation of those prop...
69
Voted
VLSID
2007
IEEE
15 years 10 months ago
2007
IEEE
A low-power frequency multiplication technique, developed for ZigBee (IEEE 802.15.4) like applications is presented. We have provided an estimate for the power consumption for a g...