Sciweavers

1773 search results - page 139 / 355
» High-level power estimation
Sort
View
INFOCOM
2007
IEEE
15 years 7 months ago
Distributed Relay Selection and Power Control for Multiuser Cooperative Communication Networks Using Buyer/Seller Game
— The performances in cooperative communications depend on careful resource allocation such as relay selection and power control, but traditional centralized resource allocation ...
Beibei Wang, Zhu Han, K. J. Ray Liu
87
Voted
ISLPED
2004
ACM
122views Hardware» more  ISLPED 2004»
15 years 6 months ago
Microarchitectural techniques for power gating of execution units
Leakage power is a major concern in current and future microprocessor designs. In this paper, we explore the potential of architectural techniques to reduce leakage through power-...
Zhigang Hu, Alper Buyuktosunoglu, Viji Srinivasan,...
110
Voted
LCPC
2004
Springer
15 years 6 months ago
Power-Aware Scheduling for Parallel Security Processors with Analytical Models
Techniques to reduce power dissipation for embedded systems have recently come into sharp focus in the technology development. Among these techniques, dynamic voltage scaling (DVS)...
Yung-Chia Lin, Yi-Ping You, Chung-Wen Huang, Jenq ...
93
Voted
INFOCOM
2003
IEEE
15 years 6 months ago
Power Controlled Dual Channel (PCDC) Medium Access Protocol for Wireless Ad Hoc Networks
—In this paper, we propose a comprehensive solution for power control in mobile ad hoc networks (MANETs). Our solution emphasizes the interplay between the MAC and network layers...
Alaa Muqattash, Marwan Krunz
130
Voted
ISSS
2000
IEEE
91views Hardware» more  ISSS 2000»
15 years 5 months ago
Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
Tony Givargis, Frank Vahid, Jörg Henkel