Sciweavers

1773 search results - page 9 / 355
» High-level power estimation
Sort
View
109
Voted
ENTCS
2008
131views more  ENTCS 2008»
14 years 11 months ago
Connector Rewriting with High-Level Replacement Systems
Reo is a language for coordinating autonomous components in distributed environments. Coordination in Reo is performed by circuit-like connectors, which are constructed from primi...
Christian Koehler, Alexander Lazovik, Farhad Arbab
DAC
1992
ACM
15 years 3 months ago
High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers
Designing instruction set processors and constructing their compilers are mutually dependent tasks. Piper is a high level synthesis tool of ADAS which controls the hardware-softwa...
Ing-Jer Huang, Alvin M. Despain
KI
2010
Springer
14 years 10 months ago
Towards High-Level Human Activity Recognition through Computer Vision and Temporal Logic
Most approaches to the visual perception of humans do not include high-level activity recognitition. This paper presents a system that fuses and interprets the outputs of several c...
Joris Ijsselmuiden, Rainer Stiefelhagen
VLSID
2009
IEEE
155views VLSI» more  VLSID 2009»
16 years 9 days ago
Unified Challenges in Nano-CMOS High-Level Synthesis
: The challenges in nano-CMOS circuit design include the following: variability, leakage, power, thermals, reliability, and yield. This talk will focus on interdependent considerat...
Saraju P. Mohanty
SASO
2008
IEEE
15 years 6 months ago
Cells Are Plausible Targets for High-Level Spatial Languages
—High level languages greatly increase the power of a programmer at the cost of programs that consume more s than those written at a lower level of abstraction. This inefficienc...
Jacob Beal, Jonathan Bachrach