Sciweavers

537 search results - page 42 / 108
» High-precision interconnect analysis
Sort
View
128
Voted
CLUSTER
2003
IEEE
15 years 7 months ago
Performance Analysis of Java Message-Passing Libraries on Fast Ethernet, Myrinet and SCI Clusters
The use of Java for parallel programming on clusters according to the message-passing paradigm is an attractive choice. In this case, the overall application performance will larg...
Guillermo L. Taboada, Juan Touriño, Ramon D...
GLVLSI
2006
IEEE
144views VLSI» more  GLVLSI 2006»
15 years 8 months ago
Crosstalk analysis in nanometer technologies
Process variations have become a key concern of circuit designers because of their significant, yet hard to predict impact on performance and signal integrity of VLSI circuits. St...
Shahin Nazarian, Ali Iranli, Massoud Pedram
TC
2010
15 years 7 days ago
Design and Analysis of On-Chip Networks for Large-Scale Cache Systems
—Switched networks have been adopted in on-chip communication for their scalability and efficient resource sharing. However, using a general network for a specific domain may res...
Yuho Jin, Eun Jung Kim, Ki Hwan Yum
105
Voted
DSD
2008
IEEE
136views Hardware» more  DSD 2008»
15 years 8 months ago
Network Interface Sharing Techniques for Area Optimized NoC Architectures
Although preliminary analysis frameworks point out the performance speed-ups achievable by on-chip networks with respect to state-of-the-art interconnects, the area concern remain...
Alberto Ferrante, Simone Medardoni, Davide Bertozz...
112
Voted
DATE
2004
IEEE
157views Hardware» more  DATE 2004»
15 years 5 months ago
Hierarchical Modeling and Simulation of Large Analog Circuits
This paper proposes a new hierarchical circuit modeling and simulation technique in s-domain for linear analog circuits. The new algorithm can perform circuit complexity reduction...
Sheldon X.-D. Tan, Zhenyu Qi, Hang Li