Sciweavers

2643 search results - page 490 / 529
» Higher order messaging
Sort
View
108
Voted
SIGMETRICS
2009
ACM
134views Hardware» more  SIGMETRICS 2009»
15 years 7 months ago
DRAM errors in the wild: a large-scale field study
Errors in dynamic random access memory (DRAM) are a common form of hardware failure in modern compute clusters. Failures are costly both in terms of hardware replacement costs and...
Bianca Schroeder, Eduardo Pinheiro, Wolf-Dietrich ...
100
Voted
ICC
2008
IEEE
141views Communications» more  ICC 2008»
15 years 7 months ago
Multilevel Structured Low-Density Parity-Check Codes
— Low-Density Parity-Check (LDPC) codes are typically characterized by a relatively high-complexity description, since a considerable amount of memory is required in order to sto...
Nicholas Bonello, Sheng Chen, Lajos Hanzo
73
Voted
IROS
2008
IEEE
95views Robotics» more  IROS 2008»
15 years 7 months ago
Energy management for indoor hovering robots
— Flying has an advantage when compared to ground based locomotion, as it simplifies the task of overcoming obstacles and allows for rapid coverage of an area while also providi...
James F. Roberts, Jean-Christophe Zufferey, Dario ...
ISPASS
2008
IEEE
15 years 7 months ago
Dynamic Thermal Management through Task Scheduling
The evolution of microprocessors has been hindered by their increasing power consumption and the heat generation speed on-die. High temperature impairs the processor’s reliabili...
Jun Yang 0002, Xiuyi Zhou, Marek Chrobak, Youtao Z...
108
Voted
MICRO
2008
IEEE
138views Hardware» more  MICRO 2008»
15 years 7 months ago
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
Xi E. Chen, Tor M. Aamodt