3 search results - page 1 / 1 » Hybrid BIST Test Scheduling Based on Defect Probabilities |
ATS
2004
IEEE
15 years 1 months ago
2004
IEEE
1 This paper describes a heuristic for system-on-chip test scheduling in an abort-on-fail context, where the test is terminated as soon as a defect is detected. We consider an hybr...
DSD
2005
IEEE
15 years 3 months ago
2005
IEEE
1 This paper presents a method for power-constrained system-on-chip test scheduling in an abort-on-first-fail environment where the test is terminated as soon as a fault is detecte...
VLSI
2005
Springer
15 years 3 months ago
2005
Springer
1 The increasing test data volume required to ensure high test quality when testing a System-on-Chip is becoming a problem since it (the test data volume) must fit the ATE (Automa...