Sciweavers

713 search results - page 54 / 143
» Hybrid transactional memory
Sort
View
TC
2008
14 years 10 months ago
A Hybrid Flash File System Based on NOR and NAND Flash Memories for Embedded Devices
This paper presents a hybrid flash file system (HFFS) based on both NOR flash and NAND flash memory. In a conventional NAND flash-based flash file system, there is a trade-off betw...
Chul Lee, Sung Hoon Baek, Kyu Ho Park
DFT
1997
IEEE
141views VLSI» more  DFT 1997»
15 years 2 months ago
Analysis of a Hybrid Defect-Tolerance Scheme for High-Density Memory ICs
Recent increases in the density and size of memory ICs made it ne cessary to search for new defect tolerance techniques since the traditional methods are no longer e ective enough...
Israel Koren, Zahava Koren
85
Voted
PPL
2008
96views more  PPL 2008»
14 years 10 months ago
A Hybrid Shared Memory Execution Model for a Data Parallel Language with I/O
Execution of programs with data parallel language constructs is either based on the fork/join or on the SPMD model. Whereas the former executes a program sequentially and confines...
Clemens Grelck, Steffen Kuthe, Sven-Bodo Scholz
83
Voted
FPGA
1999
ACM
130views FPGA» more  FPGA 1999»
15 years 2 months ago
Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks
The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition...
Frank Heile, Andrew Leaver
GLVLSI
2006
IEEE
133views VLSI» more  GLVLSI 2006»
15 years 4 months ago
Design approaches for hybrid CMOS/molecular memory based on experimental device data
Garrett S. Rose, Adam C. Cabe, Nadine Gergel-Hacke...