Sciweavers

119 search results - page 11 / 24
» Hyperreconfigurable Architectures for Fast Run Time Reconfig...
Sort
View
85
Voted
ISSS
1997
IEEE
128views Hardware» more  ISSS 1997»
15 years 1 months ago
Architectural Exploration and Optimization of Local Memory in Embedded Systems
Embedded processor-based systems allow for the tailoring of the on-chip memory architecture based on application-specific requirements. We present an analytical strategy for explo...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...
HPCA
2009
IEEE
15 years 10 months ago
Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics
The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerabil...
Lide Duan, Bin Li, Lu Peng
IPPS
2008
IEEE
15 years 3 months ago
Faster matrix-vector multiplication on GeForce 8800GTX
Recently a GPU has acquired programmability to perform general purpose computation fast by running ten thousands of threads concurrently. This paper presents a new algorithm for d...
N. Fujimoto
FPGA
2004
ACM
163views FPGA» more  FPGA 2004»
15 years 1 months ago
Time and area efficient pattern matching on FPGAs
Pattern matching for network security and intrusion detection demands exceptionally high performance. Much work has been done in this field, and yet there is still significant roo...
Zachary K. Baker, Viktor K. Prasanna
COMPSAC
1998
IEEE
15 years 1 months ago
Architecture of ROAFTS/Solaris: A Solaris-Based Middleware for Real-Time Object-Oriented Adaptive Fault Tolerance Support
Middleware implementation of various critical services required by large-scale and complex real-time applications on top of COTS operating system is currently an approach of growi...
Eltefaat Shokri, Patrick Crane, K. H. Kim, Chittur...