Sciweavers

119 search results - page 15 / 24
» Hyperreconfigurable Architectures for Fast Run Time Reconfig...
Sort
View
DAC
2005
ACM
15 years 10 months ago
An efficient algorithm for statistical minimization of total power under timing yield constraints
Power minimization under variability is formulated as a rigorous statistical robust optimization program with a guarantee of power and timing yields. Both power and timing metrics...
Murari Mani, Anirudh Devgan, Michael Orshansky
73
Voted
ASAP
2007
IEEE
95views Hardware» more  ASAP 2007»
15 years 3 months ago
Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router
With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip and multicore architect...
Sumit D. Mediratta, Jeffrey T. Draper
EGH
2004
Springer
15 years 2 months ago
Mio: fast multipass partitioning via priority-based instruction scheduling
Real-time graphics hardware continues to offer improved resources for programmable vertex and fragment shaders. However, shader programmers continue to write shaders that require ...
Andrew Riffel, Aaron E. Lefohn, Kiril Vidimce, Mar...
CEC
2009
IEEE
15 years 4 months ago
GPU-based parallel particle swarm optimization
— A novel parallel approach to run standard particle swarm optimization (SPSO) on Graphic Processing Unit (GPU) is presented in this paper. By using the general-purpose computing...
You Zhou, Ying Tan
FAST
2007
14 years 11 months ago
Architectures for Controller Based CDP
Continuous Data Protection (CDP) is a recent storage technology which enables reverting the state of the storage to previous points in time. We propose four alternative architectu...
Guy Laden, Paula Ta-Shma, Eitan Yaffe, Michael Fac...