119 search results - page 8 / 24 » Hyperreconfigurable Architectures for Fast Run Time Reconfig... |
143
click to vote
ISJGP
2010
14 years 6 months ago
2010
A variety of modern technologies such as networks, Internet, and electronic services demand private and secure communications for a great number of everyday transactions. Security ...
INTEGRATION
2008
14 years 8 months ago
2008
This paper presents a Viterbi Decoder (VD) architecture for a programmable data transmission system, implemented using a Field Programmable Gate Array (FPGA) device. This VD has b...
TC
2010
14 years 4 months ago
2010
We propose an execution model that orchestrates the fine-grained interaction of a conventional general-purpose processor (GPP) and a high-speed reconfigurable hardware accelerator ...
FASE
1998
Springer
15 years 1 months ago
1998
Springer
A critical issue for complex component-based systems design is the modeling and analysis of architecture. One of the complicating factors in developing architectural models is acc...
SIGMETRICS
1995
ACM
15 years 1 months ago
1995
ACM
Talisman is a simulator that models the execution semantics and timing of a multicomputer. Talisman is unique in combining high semantic accuracy, high timing accuracy, portabilit...