Sciweavers

104 search results - page 3 / 21
» Impact Analysis of Process Variability on Clock Skew
Sort
View
ISVLSI
2008
IEEE
156views VLSI» more  ISVLSI 2008»
15 years 3 months ago
Characterisation of FPGA Clock Variability
As integrated circuits are scaled down it becomes difficult to maintain uniformity in process parameters across each individual die. The resulting performance variation requires ...
N. Pete Sedcole, Justin S. Wong, Peter Y. K. Cheun...
CF
2008
ACM
14 years 11 months ago
Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching
We develop architectural techniques for mitigating the impact of process variability. Our techniques hide the performance effects of slow components--including registers, function...
Bogdan F. Romanescu, Michael E. Bauer, Sule Ozev, ...
ASPDAC
2005
ACM
140views Hardware» more  ASPDAC 2005»
15 years 3 months ago
A multi-level transmission line network approach for multi-giga hertz clock distribution
-In high performance systems, process variations and fluctuations of operating environments have significant impact on the clock skew. Recently, hybrid structures of H-tree and m...
Hongyu Chen, Chung-Kuan Cheng
DAC
2007
ACM
15 years 1 months ago
Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew
With the continuous increase of circuit density, interconnect length, and aspect ratio, the influence of capacitive and inductive coupling on timing characteristics of integrated ...
Abinash Roy, Noha H. Mahmoud, Masud H. Chowdhury
ASPDAC
2006
ACM
158views Hardware» more  ASPDAC 2006»
15 years 3 months ago
Process-induced skew reduction in nominal zero-skew clock trees
— This work develops an analytic framework for clock tree analysis considering process variations that is shown to correspond well with Monte Carlo results. The analysis framewor...
Matthew R. Guthaus, Dennis Sylvester, Richard B. B...