Sciweavers

419 search results - page 14 / 84
» Impact of Technology Scaling in the Clock System Power
Sort
View
HPCA
2003
IEEE
15 years 10 months ago
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks
Originally developed to connect processors and memories in multicomputers, prior research and design of interconnection networks have focused largely on performance. As these netw...
Li Shang, Li-Shiuan Peh, Niraj K. Jha
IPSN
2004
Springer
15 years 2 months ago
Adaptive clock synchronization in sensor networks
Recent advances in technology have made low cost, low power wireless sensors a reality. Clock synchronization is an important service in any distributed system, including sensor n...
Santashil PalChaudhuri, Amit Kumar Saha, David B. ...
ICCAD
2001
IEEE
127views Hardware» more  ICCAD 2001»
15 years 6 months ago
What is the Limit of Energy Saving by Dynamic Voltage Scaling?
Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency based on the computation load to provide desired performance with the minimal amoun...
Gang Qu
ISPD
2005
ACM
130views Hardware» more  ISPD 2005»
15 years 3 months ago
Improved algorithms for link-based non-tree clock networks for skew variability reduction
In the nanometer VLSI technology, the variation effects like manufacturing variation, power supply noise, temperature etc. become very significant. As one of the most vital nets...
Anand Rajaram, David Z. Pan, Jiang Hu
ICCAD
2005
IEEE
79views Hardware» more  ICCAD 2005»
15 years 6 months ago
The impact of the nanoscale on computing systems
— Nanoscale technologies provide both challenges and opportunities. We show that the issues and potential solutions facing designers are technology independent and arise mainly f...
Seth Copen Goldstein