Sciweavers

419 search results - page 45 / 84
» Impact of Technology Scaling in the Clock System Power
Sort
View
EGH
2004
Springer
15 years 3 months ago
A flexible simulation framework for graphics architectures
In this paper we describe a multipurpose tool for analysis of the performance characteristics of computer graphics hardware and software. We are developing Qsilver, a highly conï¬...
Jeremy W. Sheaffer, David P. Luebke, Kevin Skadron
OOPSLA
2005
Springer
15 years 3 months ago
X10: an object-oriented approach to non-uniform cluster computing
It is now well established that the device scaling predicted by Moore’s Law is no longer a viable option for increasing the clock frequency of future uniprocessor systems at the...
Philippe Charles, Christian Grothoff, Vijay A. Sar...
ICS
2009
Tsinghua U.
15 years 2 months ago
Dynamic task set partitioning based on balancing memory requirements to reduce power consumption
ABSTRACT Because of technology advances power consumption has emerged up as an important design issue in modern high-performance microprocessors. As a consequence, research on redu...
Diana Bautista, Julio Sahuquillo, Houcine Hassan, ...
PARLE
1987
15 years 1 months ago
Emulating Digital Logic using Transputer Networks (very High Parallelism = Simplicity = Performance)
Modern VLSI technology has changed the economic rules by which the balance between processing power, memory and communications is decided in computing systems. This will have a pr...
Peter H. Welch
DATE
2010
IEEE
163views Hardware» more  DATE 2010»
15 years 2 months ago
AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs
Aggressive technology scaling has an ever-increasing adverse impact on the lifetime reliability of microprocessors. This paper proposes a novel simulation framework for evaluating...
Lin Huang, Qiang Xu