Sciweavers

3398 search results - page 420 / 680
» Implementations of Grid-Based Distributed Parallel Computing
Sort
View
188
Voted
IPPS
2008
IEEE
16 years 22 days ago
High performance MPEG-2 software decoder on the cell broadband engine
The Sony-Toshiba-IBM Cell Broadband Engine is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD coprocessing units (SPEs) ...
David A. Bader, Sulabh Patel
IPPS
2009
IEEE
16 years 29 days ago
Exploring the multiple-GPU design space
Graphics Processing Units (GPUs) have been growing in popularity due to their impressive processing capabilities, and with general purpose programming languages such as NVIDIA’s...
Dana Schaa, David R. Kaeli
197
Voted
IPPS
2008
IEEE
16 years 22 days ago
Reducing the run-time of MCMC programs by multithreading on SMP architectures
The increasing availability of multi-core and multiprocessor architectures provides new opportunities for improving the performance of many computer simulations. Markov Chain Mont...
Jonathan M. R. Byrd, Stephen A. Jarvis, A. H. Bhal...
EAGC
2004
Springer
15 years 11 months ago
Debugging MPI Grid Applications Using Net-dbx
Problem solving using grid computing environments has become very popular amongst research groups in computation-demanding fields. This is due to the ability of Grid technologies a...
Panayiotis Neophytou, Neophytos Neophytou, Paraske...
ICDCS
2012
IEEE
13 years 8 months ago
Combining Partial Redundancy and Checkpointing for HPC
Today’s largest High Performance Computing (HPC) systems exceed one Petaflops (1015 floating point operations per second) and exascale systems are projected within seven years...
James Elliott, Kishor Kharbas, David Fiala, Frank ...