Sciweavers

3398 search results - page 482 / 680
» Implementations of Grid-Based Distributed Parallel Computing
Sort
View
ASAP
2008
IEEE
186views Hardware» more  ASAP 2008»
15 years 11 months ago
Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs
RNA structure prediction, or folding, is a computeintensive task that lies at the core of several search applications in bioinformatics. We begin to address the need for high-thro...
Arpith C. Jacob, Jeremy Buhler, Roger D. Chamberla...
ASAP
2008
IEEE
145views Hardware» more  ASAP 2008»
15 years 11 months ago
An MPSoC architecture for the Multiple Target Tracking application in driver assistant system
This article discusses the design of an application specific MPSoC architecture dedicated to Multiple Target Tracking (MTT). This application has its utility in driver assistant s...
Jehangir Khan, Smaïl Niar, Atika Rivenq, Yass...
SBACPAD
2007
IEEE
121views Hardware» more  SBACPAD 2007»
15 years 11 months ago
DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems
One way to exploit Thread Level Parallelism (TLP) is to use architectures that implement novel multithreaded execution models, like Scheduled DataFlow (SDF). This latter model pro...
Roberto Giorgi, Zdravko Popovic, Nikola Puzovic
PVM
2004
Springer
15 years 10 months ago
The Impact of File Systems on MPI-IO Scalability
As the number of nodes in cluster systems continues to grow, leveraging scalable algorithms in all aspects of such systems becomes key to maintaining performance. While scalable al...
Robert Latham, Robert B. Ross, Rajeev Thakur
ASAP
2003
IEEE
153views Hardware» more  ASAP 2003»
15 years 10 months ago
Hardware Synthesis for Multi-Dimensional Time
This paper introduces basic principles for extending the classical systolic synthesis methodology to multi-dimensional time. Multi-dimensional scheduling enables complex algorithm...
Anne-Claire Guillou, Patrice Quinton, Tanguy Risse...