Sciweavers

649 search results - page 51 / 130
» Implementing Layered Designs with Mixin Layers
Sort
View
HASE
2007
IEEE
15 years 4 months ago
Systems Architectures for Transactional Network Interface
Systems such as software transactional memory and some exception handling techniques use transactions. However, a typical limitation of such systems is that they do not allow syst...
Manish Marwah, Shivakant Mishra, Christof Fetzer
ICS
1993
Tsinghua U.
15 years 2 months ago
Anatomy of a Message in the Alewife Multiprocessor
Shared-memory provides a uniform and attractive mechanism for communication. For efficiency, it is often implemented with a layer of interpretive hardware on top of a message-pas...
John Kubiatowicz, Anant Agarwal
VEE
2012
ACM
239views Virtualization» more  VEE 2012»
13 years 5 months ago
Transparent dynamic instrumentation
Process virtualization provides a virtual execution environment within which an unmodified application can be monitored and controlled while it executes. The provided layer of co...
Derek Bruening, Qin Zhao, Saman P. Amarasinghe
83
Voted
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
15 years 10 months ago
Rapid Prototyping for Configurable System-on-a-Chip Platforms: A Simulation Based Approach
The design of any application on a configurable System-on-a-Chip (SoC) like Atmel's FPSLIC is subject to a lot of constraints stemming from requirements of the application an...
Jens Bieger, Sorin A. Huss, Michael Jung, Stephan ...
COMPUTER
1998
119views more  COMPUTER 1998»
14 years 9 months ago
Virtual Memory: Issues of Implementation
ion layer3,4 hides hardware particulars from the higher levels of software but can also compromise performance and compatibility; the higher levels of software often make unwitting...
Bruce L. Jacob, Trevor N. Mudge