Sciweavers

5562 search results - page 115 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
ERSA
2007
142views Hardware» more  ERSA 2007»
15 years 4 months ago
An FPGA Implementation of Reciprocal Sums for SPME
Molecular Dynamics simulations have become an interesting target for acceleration using Field-Programmable Gate Arrays (FPGA). Still to be attempted completely in FPGA hardware is...
Sam Lee, Paul Chow
164
Voted
CAINE
2003
15 years 4 months ago
Optimized Implementation of Distributed Real-Time Embedded Systems Mixing Control and Data Processing
Most distributed real-time embedded systems are specified combining state diagram and data flow languages. This leads to several real-time codes which together do not necessaril...
Nicolas Pernet, Yves Sorel
IJON
2006
73views more  IJON 2006»
15 years 3 months ago
Selective attention implemented with dynamic synapses and integrate-and-fire neurons
Selective attention is a process widely used by biological sensory systems to overcome the problem of limited parallel processing capacity: salient subregions of the input stimuli...
Chiara Bartolozzi, Giacomo Indiveri
JCC
2010
105views more  JCC 2010»
15 years 1 months ago
PAPER - Accelerating parallel evaluations of ROCS
Abstract: Modern graphics processing units (GPUs) are flexibly programmable and have peak computational throughput significantly faster than conventional CPUs. Herein, we describ...
Imran S. Haque, Vijay S. Pande
ASAP
2008
IEEE
182views Hardware» more  ASAP 2008»
15 years 9 months ago
Low-cost implementations of NTRU for pervasive security
NTRU is a public-key cryptosystem based on the shortest vector problem in a lattice which is an alternative to RSA and ECC. This work presents a compact and low power NTRU design ...
Ali Can Atici, Lejla Batina, Junfeng Fan, Ingrid V...