5562 search results - page 468 / 1113 » Implementing Parallel Cell-DEVS |
151
click to vote
IPPS
2010
IEEE
15 years 4 months ago
2010
IEEE
We present a number of optimization techniques to compute prefix sums on linked lists and implement them on multithreaded GPUs using CUDA. Prefix computations on linked structures ...
153
click to vote
IPPS
2009
IEEE
16 years 1 months ago
2009
IEEE
Stencil computation (SC) is of critical importance for broad scientific and engineering applications. However, it is a challenge to optimize complex, highorder SC on emerging clus...
172
click to vote
SPAA
1997
ACM
15 years 10 months ago
1997
ACM
Pipelining has been used in the design of many PRAM algorithms to reduce their asymptotic running time. Paul, Vishkin, and Wagener (PVW) used the approach in a parallel implementat...
182
click to vote
ISPDC
2010
IEEE
15 years 4 months ago
2010
IEEE
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
173
click to vote
TSE
1998
15 years 6 months ago
1998
—New protocols are often useful, but are hard to implement well. Protocol synthesis is a solution, but synthesized protocols can be slow. Implementing protocols will be even more...