Sciweavers

5562 search results - page 862 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
IEEEPACT
2006
IEEE
15 years 10 months ago
Branch predictor guided instruction decoding
Fast instruction decoding is a challenge for the design of CISC microprocessors. A well-known solution to overcome this problem is using a trace cache. It stores and fetches alrea...
Oliverio J. Santana, Ayose Falcón, Alex Ram...
IJCNN
2006
IEEE
15 years 10 months ago
Divide and Conquer Strategies for MLP Training
— Over time, neural networks have proven to be extremely powerful tools for data exploration with the capability to discover previously unknown dependencies and relationships in ...
Smriti Bhagat, Dipti Deodhare
VLSID
2006
IEEE
158views VLSI» more  VLSID 2006»
15 years 10 months ago
Programmable LDPC Decoder Based on the Bubble-Sort Algorithm
Low density parity check (LDPC) codes are one of the most powerful error correcting codes known. Recent research have pointed out their potential for a low cost, low latency hardw...
Rohit Singhal, Gwan S. Choi, Rabi N. Mahapatra
CASES
2006
ACM
15 years 10 months ago
High-level languages for small devices: a case study
In this paper we study, through a concrete case, the feasibility of using a high-level, general-purpose logic language in the design and implementation of applications targeting w...
Manuel Carro, José F. Morales, Henk L. Mull...
NETGAMES
2006
ACM
15 years 10 months ago
On correctness of scalable multi-server state replication in online games
Massively Multiplayer Online Games (MMOG) require novel, scalable network architectures for a high amount of participating players in huge game worlds. Consequently, new and compl...
Jens Müller 0004, Andreas Gössling, Serg...