Sciweavers

5562 search results - page 870 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
IEEEPACT
2003
IEEE
15 years 9 months ago
Using Software Logging to Support Multi-Version Buffering in Thread-Level Speculation
In Thread-Level Speculation (TLS), speculative tasks generate memory state that cannot simply be combined with the rest of the system because it is unsafe. One way to deal with th...
María Jesús Garzarán, Milos P...
ECOOPW
2003
Springer
15 years 9 months ago
Advancing the State of the Art in Run-Time Inspection
levels of abstraction. Lacking well-established technologies and models for representing and accessing program dynamics, tools must use ad-hoc mechanisms. This limits reuse and int...
Robert E. Filman, Katharina Mehner, Michael Haupt
ECOOPW
2003
Springer
15 years 9 months ago
Modeling Variability for Object-Oriented Product Lines
The concept of a software product line is a promising approach for increasing planned reusability in industry. For planning future requirements, the integration of domain analysis ...
Matthias Riebisch, Detlef Streitferdt, Ilian Pasho...
EUROPAR
2003
Springer
15 years 9 months ago
Obtaining Hardware Performance Metrics for the BlueGene/L Supercomputer
Hardware performance monitoring is the basis of modern performance analysis tools for application optimization. We are interested in providing such performance analysis tools for t...
Pedro Mindlin, José R. Brunheroto, Luiz De ...
HPCA
2002
IEEE
15 years 9 months ago
Non-Vital Loads
As the frequency gap between main memory and modern microprocessor grows, the implementation and efficiency of on-chip caches become more important. The growing latency to memory ...
Ryan Rakvic, Bryan Black, Deepak Limaye, John Paul...