Sciweavers

5562 search results - page 873 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
DSD
2009
IEEE
147views Hardware» more  DSD 2009»
15 years 8 months ago
A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation
Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low computat...
Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu
APCHI
2004
IEEE
15 years 8 months ago
NetWorker: A Practical Web-Based Tool to Support the Collect-Compare-Choose Cycle
An earlier paper has covered the development of a paper prototype of NetWorker, a tool designed to facilitate a Web usage referred to as the Collect-Compare-Choose cycle. Here we d...
Paul J. Lyons, Chris Phillips, Elizabeth A. Kemp, ...
DATE
2004
IEEE
132views Hardware» more  DATE 2004»
15 years 8 months ago
Hybrid Architectural Dynamic Thermal Management
When an application or external environmental conditions cause a chip's cooling capacity to be exceeded, dynamic thermal management (DTM) dynamically reduces the power densit...
Kevin Skadron
FMICS
2006
Springer
15 years 8 months ago
Can Saturation Be Parallelised?
Abstract. Symbolic state-space generators are notoriously hard to parallelise. However, the Saturation algorithm implemented in the SMART verification tool differs from other seque...
Jonathan Ezekiel, Gerald Lüttgen, Radu Simini...
FPL
2006
Springer
140views Hardware» more  FPL 2006»
15 years 8 months ago
Architectural Modifications to Improve Floating-Point Unit Efficiency in FPGAs
FPGAs have reached densities that can implement floatingpoint applications, but floating-point operations still require a large amount of FPGA resources. One major component of IE...
Michael J. Beauchamp, Scott Hauck, Keith D. Underw...