Sciweavers

857 search results - page 106 / 172
» Implementing a STARI chip
Sort
View
IWSOC
2005
IEEE
151views Hardware» more  IWSOC 2005»
15 years 3 months ago
A Low Area and Low Power Programmable Baseband Processor Architecture
A fully programmable radio baseband processor architecture is presented. The architecture is based on a DSP processor core and a number flexible accelerators, connected via a con...
Eric Tell, Anders Nilsson, Dake Liu
ICES
2005
Springer
121views Hardware» more  ICES 2005»
15 years 3 months ago
Hardware Platforms for MEMS Gyroscope Tuning Based on Evolutionary Computation Using Open-Loop and Closed-Loop Frequency Respons
Abstract. We propose a tuning method for MEMS gyroscopes based on evolutionary computation to efficiently increase the sensitivity of MEMS gyroscopes through tuning. The tuning met...
Didier Keymeulen, Michael I. Ferguson, Wolfgang Fi...
CHES
2004
Springer
155views Cryptology» more  CHES 2004»
15 years 3 months ago
A Low-Cost ECC Coprocessor for Smartcards
Abstract. In this article we present a low-cost coprocessor for smartcards which supports all necessary mathematical operations for a fast calculation of the Elliptic Curve Digital...
Harald Aigner, Holger Bock, Markus Hütter, Jo...
ICCAD
2003
IEEE
135views Hardware» more  ICCAD 2003»
15 years 3 months ago
ATPG for Noise-Induced Switch Failures in Domino Logic
Domino circuits have been used in most modern high-performance microprocessor designs because of their high speed, low transistor-count and hazard-free operation. However, with te...
Rahul Kundu, R. D. (Shawn) Blanton
ISCAS
2003
IEEE
117views Hardware» more  ISCAS 2003»
15 years 3 months ago
Learning temporal correlations in biologically-inspired aVLSI
Temporally-asymmetric Hebbian learning is a class of algorithms motivated by data from recent neurophysiology experiments. While traditional Hebbian learning rules use mean firin...
Adria Bofill-i-Petit, Alan F. Murray