Sciweavers

857 search results - page 73 / 172
» Implementing a STARI chip
Sort
View
ICCD
1999
IEEE
136views Hardware» more  ICCD 1999»
15 years 2 months ago
ActiveOS: Virtualizing Intelligent Memory
Current trends in DRAM memory chip fabrication have led many researchers to propose \intelligent memory" architectures that integrate microprocessors or logic with memory. Su...
Mark Oskin, Frederic T. Chong, Timothy Sherwood
SIGCOMM
1995
ACM
15 years 1 months ago
Pipelined Memory Shared Buffer for VLSI Switches
ABSTRACT: Switch chips are building blocks for computer and communication systems. Switches need internal buffering, because of output contention; shared buffering is known to perf...
Manolis Katevenis, Panagiota Vatsolaki, Aristides ...
ERSA
2006
161views Hardware» more  ERSA 2006»
14 years 11 months ago
A Parametric Study of Scalable Interconnects on FPGAs
Abstract-- With the constantly increasing gate capacity of FPGAs, a single FPGA chip is able to employ large-scale applications. To connect a large number of computational nodes, N...
Daihan Wang, Hiroki Matsutani, Masato Yoshimi, Mic...
WIS
2004
14 years 11 months ago
AuthenLink: A User-Centred Authentication System for a Secure Mobile Commerce
We envision an environment where humans communicate directly with computers without additional authentication inputs like passwords, passphrases, PINs (Personal Identification Num...
Christina Braz, Esma Aïmeur
INTEGRATION
2007
98views more  INTEGRATION 2007»
14 years 9 months ago
Hashchip: A shared-resource multi-hash function processor architecture on FPGA
The ubiquitous presence of mobile devices and the demand for better performance and efficiency have motivated research into embedded implementations of cryptography algorithms. I...
T. S. Ganesh, Michael T. Frederick, T. S. B. Sudar...