Sciweavers

211 search results - page 27 / 43
» Implementing and Exploiting Inevitability in Software Transa...
Sort
View
ET
2008
92views more  ET 2008»
14 years 9 months ago
Hardware and Software Transparency in the Protection of Programs Against SEUs and SETs
Processor cores embedded in systems-on-a-chip (SoCs) are often deployed in critical computations, and when affected by faults they may produce dramatic effects. When hardware harde...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...
93
Voted
WDAG
2009
Springer
77views Algorithms» more  WDAG 2009»
15 years 4 months ago
Nonblocking Algorithms and Backward Simulation
Abstract. Optimistic and nonblocking concurrent algorithms are increasingly finding their way into practical use; an important example is software transactional memory implementat...
Simon Doherty, Mark Moir
ASPLOS
2010
ACM
15 years 29 days ago
Orthrus: efficient software integrity protection on multi-cores
This paper proposes an efficient hardware/software system that significantly enhances software security through diversified replication on multi-cores. Recent studies show that a ...
Ruirui Huang, Daniel Y. Deng, G. Edward Suh
PLDI
2010
ACM
15 years 2 months ago
Adversarial memory for detecting destructive races
Multithreaded programs are notoriously prone to race conditions, a problem exacerbated by the widespread adoption of multi-core processors with complex memory models and cache coh...
Cormac Flanagan, Stephen N. Freund
DAIS
1997
14 years 11 months ago
A System for Specifying and Coordinating the Execution of Reliable Distributed Applications
An increasing number of distributed applications are being constructed by composing them out of existing applications. The resulting applications can be very complex in structure,...
Frédéric Ranno, Santosh K. Shrivasta...